Abstract: The authors study previous major contributions to digit recurrence decimal division hardware and focus on techniques for improving the performance of quotient digit selection (QDS) as the most complex part. In particular, Design D1 uses the digit set [25, 5] for quotient digits. Another design (D2) uses mixed binary/decimal carry-save manipulation of the few most significant digits of partial remainders. Motivated by successful combined arithmetic algorithms such as hybrid adders, the authors offer a decimal division scheme that takes advantage of the best design options of D1 and D2 with due modifications that significantly enhance the division speed. In particular, they configure the architectures of QDS and partial remainder computation paths in favour of reduced balanced latencies of both. Furthermore, they remove the rounding cycle by cost-free auto-rounding, which is an exclusive advantage of the digit set [25, 5] . The authors of D1 and D2 have used logical effort (LE) and circuit synthesis to evaluate their dividers, respectively. Therefore for a fair comparison, the authors evaluate the proposed design (D3) with both methods. The LE-based D3/D1 comparison shows 21% more speed at the cost of 6% more area, whereas the synthesis-based D3/D2 comparison results in 46% less latency and 23% less area.
Introduction
Division is the most difficult of the four basic arithmetic operations and even more difficult in decimal computer arithmetic. The digit recurrence class of division hardware algorithms generally mimics the conventional paper and pencil division scheme as taught in elementary school [1] . In these iterative algorithms, one quotient digit is determined per iteration such that the division latency is linearly dependent on the number of quotient digits.
There are, however, multiplicative division algorithms that progressively produce an approximation of the quotient, where the number of iterations is logarithmically proportional to the quotient word size [1] . During the past few decades, several division schemes from both digit recurrence and multiplicative classes have been implemented in hardware (e.g. [2 -8] ).
With the revived popularity of decimal arithmetic hardware units in digital processors [9] , a series of innovations is ongoing in the design of decimal division schemes for implementation on binary processors (e.g. [5] for multiplicative class and [6 -8] that focus on digit recurrence division). The quotient digit selection (QDS) for decimal division, naturally more complex than that of binary, is the main source of difference among several digit recurrence approaches. Two techniques have been used in the justcited recent contributions for decimal QDS simplification. One is to use a signed digit set (e.g. [25, 5] in [8] ) for quotient representation. This leads to fewer comparisons with divisor multiples. The other is to introduce more redundancy in the digit set. This allows extra simplifying imprecision (e.g. [27, 7] in [7] and [29, 9] in [6] ). The decimal division unit of the IBM Power6 processor [10] uses an area-improved QDS technique [11] , where the next quotient digit is simply determined by rounding the partial remainder. However, this fast single cycle 16-digit QDS is achieved at the cost of 12 cycles required for prescaling the divisor to approach 1.0.
One of the design strategies that occasionally leads to performance improvement is to take advantage of the best components of two or more successful designs. Possible modification of selected components, addition of new components and finally assembling a design can lead to enhanced performance with respect to one or more of performance measures. Examples include, hybrid adders [12] , residue number system multiplication [13] , the computation of square root [14] and decimal multiplication [15] , to name a few. In this paper, following the methodology of the afore-cited works that use a hybrid or combined design approach, we present a digit recurrence decimal division scheme that is based on the following three sets of design properties. Sets I and II are due to [7] and [8] , respectively. Set III summarises the proposed new techniques and improvements.
I. Selected design properties of [7] (see Section 4.3 for details): † Overlapped implementation of QDS and partial remainder computation (PRC); † Low-latency manipulation of partial remainders using redundant adders; † QDS simplification via mixed binary/decimal representation of the few most significant digits of partial remainders that imposes hardware redundancy.
The rest of this paper is organised as follows. We present a background on digit-recurrence division in Section 2 and discuss the proposed improvements on the decimal division hardware architecture in Section 3. Section 4 provides comparison between the proposed design and those of the previous works, and finally Section 5 draws our conclusions. Table 1 describes the symbols and abbreviations that are used throughout the paper, where the number representation system is also provided if applicable.
Background
Equation (1) provides an abstract description of digit recurrence (or subtractive) division, where the dividend G and divisor D are the input operands and the division algorithm is to compute the quotient Q and remainder R
The hardware implementation of subtractive division requires a normalised dividend and divisor [16] . This is because of practical reasons that arise in floating point arithmetic. For example, we assume 0.1 ≤ G, D , 1 for decimal division. Equation (1) is iteratively implemented via a digit recurrence as outlined in (2) . A description of each of the symbols used is found in Table 1 below. The quotient digit q i+1 is computed by the QDS unit, and the rationale for the initial conditions will be explained later (Section 3.2).
QDS
It is well known [16] that QDS is simplified if quotient Q is represented as a redundant signed digit number with digit set [2a, a], where the redundancy factor is defined as r ¼ a/9 for radix-10 division [7] . Furthermore, the conditions required for the convergence of recurrence (2) is 
ith partial remainder CS w [i] binary part of ith partial remainder 2CLCS
defined, as in (3), and illustrated in Fig. 1 [16] .
It is common to select q i+1 by checking the 10-fold of partial remainder
determines the values of V[i + 1] and q i+1 , as described by (5) [16] .
To make QDS less costly it is desired to perform all computations with t-fractional-digits (i.e. with fixed-point numbers with t digits to the right of the radix point). Let
and (7) can serve for QDS via truncated variables. However, it has been shown that such approximation may lead to an incorrect value for q i+1 [16] . One way to remedy this problem is to select the comparison multiples such that they fall within the overlapped regions (see Fig. 1 ) and thus be bound as in (8) [17] . This approach forces the division algorithm to converge in spite of the approximation error.
Following QDS (i.e. determination of q i+1 ), the PRC via fullword subtraction, based on (2), leads to the new partial remainder, V[i + 1]. Fig. 2 provides an abstract illustration of non-overlapping QDS and PRC. However, the designs by [6] and [7] overlap the computations of QDS and PRC. It is naturally desirable to keep t (i.e. the number of fractional digits in the truncated partial remainders) as low as possible. Equation (9) describes t in terms of a for radix 10, where the derivation details, based on [7] and [17] , are offered in Appendix 1
It turns out that minimum t for a [ {5, 6} is equal to 3; it is 2 for a [ [7, 22] and 1 for a ≥ 23. Note that for larger a the advantage of faster QDS, because of smaller t, should be carefully evaluated against the larger area and delay for generation of multiples.
Decimal division with quotient digits in [29, 9]
The decimal digit-recurrence division algorithm of [6] uses the redundant decimal signed digit (DSD) set [29, 9] to represent the digits of quotient and partial remainders.
Given that a ¼ 9, the number t, of (9), is equal to 2. Each DSD is encoded via two equally weighted positive and negative BCD digits. The comparison multiples are stored in a look-up-table. A special redundant QDS adder receives the partial remainder and a multiple of the devisor, as DSD operands, and the comparison multiple in standard BCD format. Finally, standard on-the-fly conversion [18] is used for converting the quotient into non-redundant format.
Decimal division with quotient digits in [27, 7]
Lang and Nannarelli [7] presented a digit recurrence decimal division algorithm, where the quotient digits are represented with redundant decimal digit set [27, 7] and partial remainders are maintained in decimal carry-save encoding [7] . Each quotient digit, q i , is decomposed into a BSD digit,
This clever observation has reduced the required multiples of the devisor to only +D, +2D and +5D, and these can be computed via fast carry-free logic [19] . One drawback is that the PRC requires two subtract operations (e.g. for q i ¼ 7, 5D and 2D should be subtracted from partial remainder). However, the cost of this is reduced using BCD carry-save manipulation. The three most significant digits, including two fractional ones (by (9), t ¼ 2 for a ¼ 7) that participate in QDS are maintained in binary carry-save format for faster QDS manipulation. Look-up table retrieval, of comparison multiples, and on the fly conversion and normalisation of quotient digits are used.
2.4
Decimal division with quotient digits in [25, 5] Vazquez et al. [8] have presented a decimal divider, where the minimally redundant DSD set [25, 5] is used to represent quotient digits. Aiming at an area-optimised design, they keep the partial remainders in non-redundant format with 5-2-1-1 encoding of decimal digits. For the same reason (i.e. area optimisation), the comparison multiples (i.e. M ¼ {+0.5D, +1.5D, +2.5D, +3.5D, +4.5D}), contrary to the previous works, are generated in the initialisation cycle by means of combinational circuits. 
Proposed new decimal divider
The proposed digit-recurrence decimal divider mainly follows that of [7] , but uses the minimally redundant decimal digit set [25, 5] , as in [8] . Therefore we take advantage of overlapped QDS/PRC, mixed binary/decimal PRC, carry-save partial remainder encoding, on the fly quotient conversion and normalisation and the smaller digit set [25, 5] that leads to less costly QDS and generation of comparison multiples. Furthermore, we balance the overlapping between the PRC and QDS, with the effect of reducing the QDS latency and increasing that of PRC. Finally, the proposed so-called auto-rounding technique obviates the need for the extra rounding cycle(s). We describe the proposed decimal division scheme in three parts, namely: † Initialisation: Generation of comparison and divisor multiples and other preparations for the recurrence part; † Recurrence: QDS and PRC; † Clean up: Normalisation, conversion, correction and rounding of the quotient.
We start with description of the most important part, the recurrence implementation. The presented material supports the other two parts (i.e. initialisation and clean up) to be discussed in the subsequent Sections 3.2 and 3.3.
Recurrence
The recurrence equation (i.e. (2) in the prologue of Section 2) suggests that q i+1 should be selected first, followed by computation of the next partial remainder (Fig. 2) . The QDS is based on (8) , where the approximated values are represented with only four decimal digits. That is one digit before the radix point and three fractional digits due to t ¼ 3, where the latter is obtained from (9) for a ¼ 5. As in [7] , we maintain the approximate partial remainders, divisor and comparison multiples in binary format. However, the PRC must result in full word partial remainders; hence, the mixed binary/decimal format, where only the binary part is used in QDS. This keeps the decimal part of PRC off the critical path.
To speed up each recurrence step, one can overlap the PRC with QDS for the next quotient digit, as in Fig. 3 , which describes (8) (for q i+2 ) and (10) , where the primed expressions represent truncated approximations as before.
Note that the first term in (10) 
(i.e. (100V[i])
′ ) must include five decimal digits; two digits before the radix point and three fractional digits because of t ¼ 3. The multiplication by 100 in binary representation imposes additional area and delay. In order to avoid the latter, as in [7] , we use reduced comparison multiples (i.e. m k = M k /10) and compute q i+2 as in (11) . The reduced multiples (m k ) lead to t ¼ 4; hence 5 decimal digits are again required. The work of [7] retrieves 14 reduced comparison multiples from look-up table. However, we compute the ten required reduced comparison multiples via combinational logic to be described in Section 3.2.3. As such, we save area without any effective latency overhead.
In order to speed up the computation of
we, as in [7] , maintain it in 2CLCS representation. To achieve this, instead of area intensive and slow look-up table retrieval, we precompute the divisor multiples and generate the reduced comparison multiples in two's complement. Therefore, the main computation in (11) can be performed via a network of (4:2) compressors with four input binary operands (i.e. two because of the 2CLCS representation of (10V[i])
′ and two for the binary representations of −(q i+1 D)
′ and −M k /10). Quotient digit q i+2 can now be selected via sign detection of the
values, for 2a , k ≤ a, as is prescribed by (11); details to come later in Section 3.1.2. ′ was determined to be t ¼ 4, the number of binary positions in 10w[i] is figured out as follows:
Recalling the convergence condition, described by (3), given the normalised divisor (i.e. D , 1) and the digit set [25, 5] , we obtain at the actual convergence condition shown by (12) , where r = a/(r − 1) = 5/9. Therefore the range of the binary part (i.e. 10w [i] ) is determined by (13) . This range of values, given that 2 15 , 55555 , 2 16 , requires 17 bits in binary representation and, at most, 17 bits in 2CLCS (Fig. 4) . Table 1 .
PRC:
The inputs and outputs of the binary and decimal carry-save adders that compute the two portions of the partial remainders are shown in the right part of Fig. 5 . The decimal (binary) CSA implements (14) [ (15)], which is a reproduction of (2) for decimal (binary) part and a final multiplication by 10.
3.1.1.1 The decimal PRC: The required decimal PRC of Fig. 5 can be implemented using a decimal CSA composed of (n 2 5) BCD full adders (BCD-FA), as shown in Fig. 8 (recall that [7] uses n BCD-FAs). However, given the final ×10 operation after performing (14) , the operands of the BCD-FA in position (n 2 6) are kept intact and, along with another decimal carry coming from the next lower decimal position, are fed into the binary PRC part (see details in Section 3.1. 
, where the one-bit-and the three-bit-shifted sum and carry parts of w[i + 1] serve as inputs to a network of universal (4:2) compressors that accept any four-deep mix of posibits and inversely encoded negabits [21] . To ease the migration of negabits to the most significant position of the result we sign-extend the top operand by one bit. The leftmost cell (oval) is actually a full adder that receives a negabit from the right (4:2) compressor. Owing to the required ×10 operation (after (14) ), the result in Part IV is augmented by 10W [i] recurrence that accepts 17-bit 2CLCS numbers as binary partial remainder. Fortunately, however, it turns out that the total arithmetic value of the bits in positions 16 and beyond falls in [22, 0] . Therefore they can be represented by two equally weighted negabits in position 16. The reason is given below.
Let the collective value of the bits in Part V of Fig. 6 (equal to that of 10w[i + 1]), disregarding the radix point, be denoted by 2 16 e + E, where e and E relate to the bits within the dashed box and the rest of least significant bits, respectively. Then, given the bounds in (13) 
The logical equations that describe the required circuitry for width compression are given in Appendix 2.
QDS:
Recalling (10) for computation of q i+2 and the decomposition of partial remainders and divisor multiples into binary and decimal parts, as in Fig. 5 , operation of the QDS box of that figure can be described by (17) .
To implement (17), we determine the sign of w k [i] defined by (18) for 25 , k ≤ 5.
The latter can be efficiently computed by a network of (4; 2) compressors. To determine the value of k, for which the sign of w k [i] changes, we use a sign detection parallel prefix network to determine the sign of all w k [i]. Then we use these sign signals to produce enable signals (Fig. 7) for selecting the divisor multiples. Furthermore, we use a special 10-to-4 priority encoder that receives 10 sign signals (for 25 , k ≤ 5) and provides a four-bit two's complement number q i+2 [ [25, 5] . Note that, as will be clarified below, this encoder is off the critical delay path.
To decide on the critical delay path of Fig. 8 , we use a rough gate level delay evaluation of the PRC and QDS, where the delay of simple AND/OR gates with at most
The overall delay of the PRC is 19 DG that is composed of the following delay components related to the parts of The overall QDS delay is 21 DG that is composed of the following delay components: † Three XORs for the (4:2) compressors of (18) Therefore we have a reduced relatively balanced-delay PRC and QDS, where the dashed lines of Fig. 8 show the two critical delay paths. We will determine the actual critical delay path of the whole circuit using logical effort (LE) analysis and synthesis tool in Section 4.1.
Initialisation
In this section, we describe the following initialising steps, where we assume conventional BCD encoding for the dividend and divisor: † Decomposition of the first partial remainder (2)) to binary and decimal parts; † Precomputation of the divisor multiples 25D, 24D, . . . , 4D, 5D; † Decomposition of the divisor multiples to binary (25d, . . . , 5d ) and decimal multiples (25D, . . . , 5D) such that D ¼ 10 Implementation of the above steps turns out to require more design effort than that of the similar tasks in [7, 8] . The reason is that the former simply uses an area intensive and slow look up table to retrieve the required multiples and the latter precomputes only the decimal multiples. In spite of additional complexity, we have only one cycle exclusively dedicated to initialisation.
Generating the first partial remainder:
Recall that in the principal QDS equation (i.e. (17)) the quotient digit q i+2 is expressed in terms of w [i] . Therefore the index of initial values has to be i ¼ 21 to allow for q 1 to be the first computed quotient digit. Also recalling (2), we need to initialise 10V [21] as the first partial remainder to be fed to the PRC as the binary 10w [21] and decimal 10W [21] ; so is fed the initial quotient digit q 0 ¼ 0. verified by consulting the diagram of Fig. 1 [21] is the binary equivalent of decimal value 000g 1 g 2 (disregarding the fractional point). Also, recalling the 17-bit representation of 10w[i] (Section 3.1.1.2), we only need to convert decimal number g 1 g 2 to its 2CLCS equivalent. This is achieved via carry-save addition of 8g 1 + 2g 1 + g 2 . (19) . Given that each d-digit is represented by a four-bit BCD number, (19) can be expressed in dot notation as in Fig. 9 . Therefore a three-level sparse CSA tree followed by an 11-bit adder is needed to compute d.
Precomputation of the divisor multiples:
The other (n 2 5) BCD digits constitute D, the decimal component of D. To compute the decimal components of positive divisor multiples (i.e. 2D, 3D, 4D, 5D), recall the well-known technique (e.g. [19, 22, 23] ) where the 2 and 5 multiples of a decimal number can be generated via a simple logic in a carry-free manner, such that the latency is not dependent on the number of decimal digits. The rest of divisor multiples can be generated via implementation of 3D ¼ 2D + D and 4D ¼ 2 × 2D. The D-multiples are composed of n 2 5 BCD digits and carry-out digits described by Table 2 . These carry bits (at most three) shall be fed into the corresponding CSA networks that compute the binary components of divisor multiples (i.e. dmultiples). The multiples 2d and 4d are simply achieved via one and two bit left shifts, thus making room for carries coming from the decimal parts. The 3-and 5-multiples can be computed as 3d ¼ 2d + d and 5d ¼ 4d + d via simple 17-bit adders.
To evaluate the negative multiples, we first compute the nine's (two's) complement of the corresponding decimal (binary) components of positive multiples. This will send a constant negabit 21 to position 0 of the binary part that cancels the post two's complement increment. However, the BCD CSA of PRC requires the ten's complement of the negative D-multiples, which will be accommodated by feeding the nine's complement D-multiples and an enforced carry-in to the rightmost full adder (the s q signal in Fig. 8 ).
Recalling that q 0 ¼ 0 and q 1 [ {0, 1}, the earliest that we need the divisor multiples is within the second recurrence cycle. Therefore the above computations will be off the critical path.
Generating the reduced comparison multiples
The comparison multiples M k were defined in Section 2.1 by (7), which is customised, for r ¼ 5/9 as in (20), below.
To ease the computation of M k , we define these multiples as in (21), but only compute them for k . 0, given that it is easy to see that
In Section 
Clean up
Four clean-up operations are needed to convert the minimally redundant decimal quotient (gained at the end of the (n + 1)th recurrence step) to the final BCD result, namely conversion to BCD, normalisation, correction and rounding. The conversion and normalisation can be performed onthe-fly, and rounding increment does not affect any digit beyond q n+1 [7] . The particular digit set that we use (i.e. [25, 5] ) does not introduce extra complexity to the techniques used in [7] . Rather, it leads to simpler conversion logic. When the last remainder is negative, the quotient should be corrected via a decrement. This does not need to actually take place, for the on-the-fly conversion always keeps the decremented quotient as well as the quotient. The IEEE 754-2008 standard for floating point arithmetic recommends the default RoundTiesToEven mode for decimal arithmetic. To implement such standard, one needs to perform an extra recurrence step to compute q n+2 , to be used for the rounding decision. (Recall that q n+1 was shown to be required, in Section 3.2.1, owing to initialisation of G/100.) During this step, the previous quotient digit (i.e. q n+1 ) is converted to BCD via on-the-fly conversion. One advantage of the digit set [25, 5] is that no rounding operation is needed except for the tie cases of q n+2 [ {25, 5}. The reason is that for q n+2 [ [0, 4] , one just ignores q n+2 and for q n+2 [ [24, 21] , the conversion to BCD requires decrementing Q and adding 10 to q n+2 . The latter results in q n+2 to belong to [6, 9] , which in turn requires incrementing Q. The net effect is that q n+2 can be ignored and there needs to be no rounding increment. If we do the same in the tie cases of q n+2 [ {25, 5}, the rounding error will be balanced if equal probability is assumed for the occurrence of +5 digits. Therefore this so to say, autorounding complies with the goal of the RoundTiesToEven standard as to balancing the rounding errors. However, the actual BCD quotient may be 1 ulp off the standard result when the original q n+1 is odd and q n+2 is +5.
Overview of the cycles
The cycling diagram of Fig. 11 describes how different operations within the proposed division scheme can be distributed in cycles. There are n + 3 cycles for producing an n-digit auto-rounded balanced-error quotient. However, an extra rounding cycle is required for 100% compliance with IEEE 754-2008 standard for RoundTiesToEven mode. 
Comparison with previous relevant works
In this section, we briefly describe the previous relevant works [6 -8, 10] and compare them with the proposed divider. The latter two contributions, which are the latest reports on hardware decimal dividers that we have encountered, use LE analysis for performance evaluation and Vazquez et al. [8] have estimated the LE measures for [6, 7] . Therefore we also perform LE analysis on the proposed divider to estimate its latency and area.
In the LE analysis [24] , latency is measured in FO4 units defined as the delay of an inverter with a fan-out of four inverters, and area consumption is evaluated in terms of minimum-sized NAND2 gate units. LE is ideal for evaluating alternatives in the early design stages and provides a good starting point for more intricate optimisations [24] . Therefore following [8] , neither we undertake optimising techniques such as gate sizing, nor consider the effect of interconnections. Rather we allow gates with the drive strength of the minimum sized inverter and assume equal input and output loads. Furthermore, we overlook the latency of registers at the end of each cycle in all the studied dividers.
Given the wide spectrum of latency and area measures, as compiled in Table 4 , the LE analyses is reliable for coarse evaluation. However, for more reliable and fine evaluation, and as a basis for more meaningful comparison of possible future works with the proposed one, we provide synthesisbased performance measures of the proposed divider.
Evaluation of the proposed decimal divider
The gate level analysis of the proposed divider, in Section 3.1.2, results in a reduced balanced-latency QDS (21 DG) and PRC (19 DG) . This is confirmed by LE delay analysis, with 19.55 FO4 for QDS and 18.32 FO4 for PRC. Therefore we define the duration of each cycle as the equivalent of 19.55 FO4. The required cycles for the three steps of the division process is shown in Table 3 , for n ¼ 16, where auto-rounding is assumed. However, with the IEEE RoundTiesToEven, an extra cycle is needed for the recurrence step (i.e. 18 cycles).
The QDS in the proposed design is faster than [7, 8] , for it is based on the best of the other two designs: namely, selecting the quotient digits from [25, 5] , as in the latter, and the binary manipulation of the few most significant digits of the partial remainders, as in the former. The former requires a more complex selector because of its wider digit set [27, 7] . The latter, however, relies only on decimal manipulation of the partial remainders. Furthermore, the coder and selector functions, in [7, 8] , are performed in two cycles (i.e. at the end of one cycle and the start of the next, respectively). However, we manage to do both in the same cycle and thus faster (Section 3.1.2).
The initialisation step, as was illustrated in Fig. 9 , includes the computation of reduced comparison multiples m k , where only m 1 is needed in the first cycle of the recurrence step. The rest of m k s and d are used from the second recurrence cycle on, whereas the other divisor multiples are not called for until the third recurrence cycle. Therefore the recurrence step can start as soon as m 1 is available. However, the computation of m 1 ¼ 0.5 (d/10) includes conversion of the four most significant digits of divisor D to its binary equivalent, followed by a right-wired shift. The process is similar to that explained in Section 3.2.2 and is composed of the function of two CSAs, followed by a seven-bit ripple-carry addition. The actual latency of such operations, using carry look-ahead logic, is equivalent to 14.98 FO4. Furthermore, d can be made available at the start of the third cycle, since its computation (Section 3.2.2) requires 12.38 FO4 for three CSAs (Cycle 1) and 8.51 FO4 for 11-bit adder (Cycle 2). The other reduced comparison multiples (22) , computed via 11-bit adders (8.51 FO4), will also be available before the second cycle ends. Consequently, dedication of only one cycle for initialisation is enough. The timing diagram in Fig. 12 , as an illustration of the above discussion, shows how m, d and D multiples are available in due time.
The clean up includes on-the-fly conversion of the last quotient digit, normalisation and correction of the quotient and rounding increment in case of IEEE rounding. These can be done in the time equivalent to 10 FO4; hence, sufficiency of one cycle.
Decimal divider of [6]
Nikmehr et al. [6] presented a decimal digit-recurrence division algorithm with redundant quotient digits in [29, 9] , represented by two equally weighted positive and negative BCD digits collectively called DSD. The partial remainders are also DSD numbers, but the comparison multiples, retrieved from a look-up table, are BCD numbers. Therefore they use a special redundant adder with one BCD and two DSD operands. This divider takes 19 cycles, each of 35.8 FO4 latency, for 16 digit operands.
Decimal divider of [7]
The digit recurrence division scheme of Lang and Nannarelli [7] uses decimal digit set [27, 7] . A quotient digit is represented as q = 5 × q H + q L , where q H [ {−1, 0, 1} and q L [ {−2, −1, 0, 1, 2}. The main advantage of this representation is that it obviates the need for difficult divisor multiples 3, 6 and 7. Partial remainders are kept in BCD carry-save format and thus efficiently manipulated by BCD-CSAs. However, to attain high speed QDS, the partial remainders are represented in part in binary. The look-up table retrieval of comparison multiples and the on-the-fly conversion and normalisation of the quotient are in order. This divider takes 20 cycles, each of 33.10 FO4, for 16 digit decimal operands [8] .
Decimal divider of [8]
Vazquez et al. [8] have presented a new decimal divider, where quotient digits belong to [25, 5] and partial remainders are non-redundant ten's complement decimal numbers with a 5-2-1-1 encoding of decimal digits [8] . They use a carrypropagating decimal adder in the PRC part, which remains out of the critical delay path for their 16-digit decimal divider. However, for wider decimal dividers (e.g. 34-digit operands recommended by IEEE 754-2008 standard), the PRC falls in the critical path. Therefore the cycle time for this divider depends on the width of the operands. The comparison multiples are generated in the initialisation cycle by means of combinational circuits. This divider, which consumes the least area among all, takes 21 cycles, each of 22.50 FO4, for 16-digit decimal operands.
Decimal divider of [10]
The digit-recurrence divider used in the decimal floating point unit of IBM Power6 is based on the pre-scaling technique of [11] . The redundant partial remainder version of this divider takes 48 cycles, each of 13 FO4, for 16-digit decimal operands. Resource saving is the main goal of this design. Nevertheless, there is no direct report on area consumption.
The area and delay comparison for the five described dividers is found in Table 4 , where AutoR and IEEER stand for auto-rounding (Section 3.3) and IEEE RoundTiesToEven mode [25] , respectively. The speed of the proposed IEEER (AutoR) divider is 21% (27%) more than that of the best previous method [8] , but at a cost of 6% more area.
Synthesis-based comparison
For more realistic results, we produced VHDL code for the proposed 16-digit decimal divider and ran simulations and synthesis, using the Synopsis Design Compiler. The target library is based on typical TSMC 0.13 mm standard CMOS technology. The result showed 2.12 ns per cycle, overall latency of 40.28 ns (42.4 ns) and 41 494 (41 686) mm 2 of area for the proposed divider with auto rounding (IEEE compatible rounding). For a fair comparison (i.e. using the same technology and parameters) we decided to run the Fig. 12 Overlapping of the initialisation and recurrence cycles [6] same procedure on the work of [7] . Furthermore, there are some black boxes in that design without adequate design information to enable us to synthesise what they had actually in mind (e.g. the coder and sign detection block).
Therefore on the defined function of each black box, we tried to design its logic towards the best possible performance. The synthesis results turned out to be 3.91 ns per cycle, overall latency of 78.2 ns and 51 179 mm 2 of area. Consequently, the proposed decimal divider shows 46% less latency and 18.5% less area over that of [7] . The latter measures support the LE measures of 41 and 17.5% improvement for latency and area, respectively. One source of slower performance of [7] could be because of considerable more interconnections and wiring, caused by a larger digit set [27, 7] .
Conclusions
We proposed a high-speed decimal divider with 21% more speed than the fastest previous relevant design [8] at the cost of 6% more area. Our design methodology is based on assembling redefined selected components of the dividers of two latest relevant works (i.e. [7, 8] ). The selected components were modified (e.g. QDS selectors, replacing slow look-up tables with fast combinational logic) towards improved performance. Moreover, we used new components (e.g. QDS coder, binary multiplier by 10) in favour of enhanced overall performance. The particular design points of the proposed work can be highlighted as: † Minimally redundant DSD (i.e. [25, 5] ) representation of the quotient; † Reduced balanced-delay QDS and PRC; † Effective one-cycle initialisation with precomputation of the divisor multiples and generation of comparison multiples without look-up tables; † Binary/decimal partitioning of the carry-save partial remainders for faster PRC; † Carry-free and fully-binary implementation of the highspeed QDS; † Balanced error auto-rounding as a direct consequence of employing [25, 5] digit set leads to less number of cycles.
We briefly described other most recent relevant contributions (i.e. [6, 10] ) and provided a comparison table (Table 4) with latency (FO4) and area (NAND2) measures. In addition, we synthesised the proposed work and that of [7] under the same technology. The latter reference work was considered for synthesis, since it was the only work with synthesis result. The speed of the auto-rounding version of the proposed design with one fewer cycle is 27% more than the fastest previous relevant design [8] . This design option, yet preserving the balanced error rounding, is appropriate for all special purpose applications that do not require 100% compliance with IEEE 754-2008 standard for floating point arithmetic [25] .
Further research on this field can address similar designs for a decimal square rooter and combined divide/square root circuitry.
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The authors wish to thank the anonymous reviewers for their valuable comments on the original manuscript. This research was supported in part by IPM under Grant CS1389-2-03, and in part by Shahid Beheshti Universtiy. The reduction process, which can actually start at the beginning of Part IV, is based on checking the conditions under which the collective value of the left bit-collection falls within the range [22, 0] , as is required by (16) , where e = P − 16(n 20 + n ′ 20 ). Table 5 is a compact truth table that helps in deriving the logical equation for n 16 and n ′ 16 . The derivation can be simplified by checking the carry out of addition of the three components of posibitcollection P (i.e. the dashed box), represented as (P ≥ 16), and that of P + 1, represented as (P ≥ 15), against the collective value of the two negabits n 20 and n ′ 20 . The following equations represent a simple solution to the latter, where G i: j is the group-generate signal, P i: j is group-propagate signal and g i = p i^p ′ i is the ith generate signal for (16 ≤ i, j ≤ 19). 
